[coreboot-gerrit] Change in coreboot[master]: soc/intel/alderlake: Add provision to enable SoC debug interface

[Subrata Banik (Code Review)]

Attention is currently required from: Nico Huber, Tim Wawrzynczak, Angel Pons, Patrick Rudolph, EricR Lai.
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/60536 )

Change subject: soc/intel/alderlake: Add provision to enable SoC debug interface
......................................................................

Patch Set 2:

(1 comment)

Patchset:

PS2:
> I'm a bit confused by this. It seems only useful if one wants to debug
> raminit.

Yes. I think I have mixed two things together. A. enable to have verbose MRC prints 
B. Enable SoC debug interface. This might not right to combine into one high-level Kconfig.
> "The top level switch" sounds like something one would want
> always enabled for debugging, OTOH. If it's just what you need right
> now for convenience, you could also add something to site-local/?

I have used the word `switch` to cover the mix up between log and debug interface. Ideally there may not be any need to enable DCI like interface when someone just need detailed MRC MSG. I think, better I will mark this CL as WIP or delete it. selecting DEBUG_RAM_SETUP won't be too much of task for mb users hopefully.