[coreboot-gerrit] Change in coreboot[master]: mb/google/jecht: hda_verb.c: Correct mic pin configs

[Matt DeVillier (Code Review)]

Matt DeVillier has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/42518 )

Change subject: mb/google/jecht: hda_verb.c: Correct mic pin configs
......................................................................

mb/google/jecht: hda_verb.c: Correct mic pin configs

Commit 0148fcb4 [Combine Broadwell Chromeboxes using variant board scheme]
incorrectly flipped the mic pin configs for verb NIDs 0x18 and 0x19,
so set them back to the correct values, which match the original
Chromium sources (where the NID identifiers in the pin config comments
were reversed, which was the source of the confusion originally.

Test: build/boot guado variant, verify mic attached to 3.5mm jack functional

Change-Id: I65b813c8f801303682762ce5a7446e07af117b9f
Signed-off-by: Matt DeVillier 
---
M src/mainboard/google/jecht/hda_verb.c
1 file changed, 5 insertions(+), 5 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/18/42518/1

diff --git a/src/mainboard/google/jecht/hda_verb.c b/src/mainboard/google/jecht/hda_verb.c
index 170d0a6..3609de9 100644
--- a/src/mainboard/google/jecht/hda_verb.c
+++ b/src/mainboard/google/jecht/hda_verb.c
@@ -27,15 +27,15 @@
    /* Pin Complex (NID 0x17) MONO Out - Disabled */
    AZALIA_PIN_CFG(0, 0x17, 0x411111f0),

-	/* Pin Complex (NID 0x18) MIC1 PORTB */
+	/* Pin Complex (NID 0x18) MIC1 PORTB - Disabled */
+	AZALIA_PIN_CFG(0, 0x18, 0x411111f0),
+
+	/* Pin Complex (NID 0x19) MIC2 PORTF */
    // group 1, cap 1
    // black, jack detect
    // mic in, analog
    // connector, left panel
-	AZALIA_PIN_CFG(0, 0x18, 0x03a71011),
-
-	/* Pin Complex (NID 0x19) MIC2 PORTF - Disabled */
-	AZALIA_PIN_CFG(0, 0x19, 0x411111f0),
+	AZALIA_PIN_CFG(0, 0x19, 0x03a71011),

/* Pin Complex (NID 0x1A) LINE1 PORTC - Disabled */
    AZALIA_PIN_CFG(0, 0x1A, 0x411111f0),