Attention is currently required from: Hung-Te Lin, Rex-BC Chen, Paul Menzel, Yidi Lin.
Yu-Ping Wu has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52925 )
Change subject: soc/mediatek/mt8195: Turn off L2C SRAM and reconfigure as L2 cache
......................................................................
Patch Set 3:
(1 comment)
File src/soc/mediatek/mt8195/mmu_operations.c:
PS3:
This file looks exactly the same as mt8192. If mt8195's mtk_soc_after_dram() will also be the same, could we move mmu_operations to soc/mediatek/common? (We may need to rename mt8195_mcucfg to mcucfg)
--
To view, visit
https://review.coreboot.org/c/coreboot/+/52925
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8777b0c8471fe17ffffdcb6ad5b7c00fb1d35db1
Gerrit-Change-Number: 52925
Gerrit-PatchSet: 3
Gerrit-Owner: Rex-BC Chen
rex-bc.chen@mediatek.corp-partner.google.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Yidi Lin
yidi.lin@mediatek.com
Gerrit-Reviewer: Yu-Ping Wu
yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Hung-Te Lin
hungte@chromium.org
Gerrit-Attention: Rex-BC Chen
rex-bc.chen@mediatek.corp-partner.google.com
Gerrit-Attention: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Yidi Lin
yidi.lin@mediatek.com
Gerrit-Comment-Date: Thu, 06 May 2021 06:49:46 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment