[coreboot-gerrit] Change in coreboot[master]: soc/amd/stoneyridge: Create chipset_power_state in romstage