Eric Lai has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/64590 )
Change subject: mb/google/rex: Add flashmap descriptor ......................................................................
mb/google/rex: Add flashmap descriptor
Add 32MB flashmap descriptor. Adjust the ME region after we have the real ME.
BUG=b:224325352 TEST=util/abuild/abuild -p none -t google/rex -a -c max
Signed-off-by: Eric Lai eric_lai@quanta.corp-partner.google.com Change-Id: Ia5ced770bb02c11a9ab39837e66562d2ee22b6e7 --- A src/mainboard/google/rex/chromeos.fmd 1 file changed, 54 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/90/64590/1
diff --git a/src/mainboard/google/rex/chromeos.fmd b/src/mainboard/google/rex/chromeos.fmd new file mode 100644 index 0000000..cc1e66f --- /dev/null +++ b/src/mainboard/google/rex/chromeos.fmd @@ -0,0 +1,54 @@ +FLASH 32M { + SI_ALL 5M { + SI_DESC 4K + SI_ME + } + SI_BIOS 27M { + RW_SECTION_A 8M { + VBLOCK_A 64K + FW_MAIN_A(CBFS) + RW_FWID_A 64 + ME_RW_A(CBFS) 3008K + } + RW_LEGACY(CBFS) 2M + RW_MISC 1M { + UNIFIED_MRC_CACHE(PRESERVE) 128K { + RECOVERY_MRC_CACHE 64K + RW_MRC_CACHE 64K + } + RW_ELOG(PRESERVE) 16K + RW_SHARED 16K { + SHARED_DATA 8K + VBLOCK_DEV 8K + } + # The RW_SPD_CACHE region is only used for brya variants that use DDRx memory. + # It is placed in the common `chromeos.fmd` file because it is only 4K and there + # is free space in the RW_MISC region that cannot be easily reclaimed because + # the RW_SECTION_B must start on the 16M boundary. + RW_SPD_CACHE(PRESERVE) 4K + RW_VPD(PRESERVE) 8K + RW_NVRAM(PRESERVE) 24K + } + # This section starts at the 16M boundary in SPI flash. + # ADL does not support a region crossing this boundary, + # because the SPI flash is memory-mapped into two non- + # contiguous windows. + RW_SECTION_B 8M { + VBLOCK_B 64K + FW_MAIN_B(CBFS) + RW_FWID_B 64 + ME_RW_B(CBFS) 3008K + } + # Make WP_RO region align with SPI vendor + # memory protected range specification. + WP_RO 8M { + RO_VPD(PRESERVE) 16K + RO_SECTION { + FMAP 2K + RO_FRID 64 + GBB@4K 448K + COREBOOT(CBFS) + } + } + } +}