[coreboot-gerrit] Change in coreboot[master]: nb/intel/i440bx: Add PMCR register to ACPI code

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/41092 )

Change subject: nb/intel/i440bx: Add PMCR register to ACPI code
......................................................................

nb/intel/i440bx: Add PMCR register to ACPI code

p3b-f suspend code is going to use it.

Change-Id: Iebc17257e9f690115ec35d94c7c36df39341f0df
Signed-off-by: Keith Hui 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41092
Reviewed-by: Angel Pons 
Tested-by: build bot (Jenkins) 
---
M src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
1 file changed, 2 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Angel Pons: Looks good to me, approved

diff --git a/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl b/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
index ce71aed..98d06fb 100644
--- a/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
+++ b/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
@@ -9,6 +9,8 @@
    {
    	Offset (0x67),	// DRB7
    	DRB7,	8,
+		Offset (0x7A),	// PMCR
+		PMCR,	8
    }
    Method(TOM1, 0) {
    	/* Multiply by 8MB to get TOM */