Martin Roth has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43308 )
Change subject: soc/amd/picasso: Init SPI speeds & mode in psp_verstage
......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/43308/3//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/43308/3//COMMIT_MSG@14
PS3, Line 14: TEST=Build & boot. Verify that boot time decreases & that verstage
Per Matt's comment, "This shouldn't hurt anything"... […]
Tested on Morphius, and has no issues. The code just initializes whatever's getting set currently, just sets it earlier.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/43308
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iebf3ed3f5d6be0dda717d91d5b2fbcf2a1cc43cc
Gerrit-Change-Number: 43308
Gerrit-PatchSet: 4
Gerrit-Owner: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Eric Peers
epeers@google.com
Gerrit-Reviewer: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Matt Papageorge
matthewpapa07@gmail.com
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: Rob Barnes
robbarnes@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Mon, 20 Jul 2020 16:38:02 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Eric Peers
epeers@google.com
Gerrit-MessageType: comment