Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48305 )
Change subject: soc/amd: factor out common family 17h&19h TSC and monotonic timer code
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/48305/1/src/soc/amd/common/block/ts...
File src/soc/amd/common/block/tsc/Makefile.inc:
https://review.coreboot.org/c/coreboot/+/48305/1/src/soc/amd/common/block/ts...
PS1, Line 7:
Use all-y instead?
we can't use that for verstage on psp. i'll have a look if some other guard will prevent things from breaking then
--
To view, visit
https://review.coreboot.org/c/coreboot/+/48305
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I29cfef5d8920c29e36c55fc46a90eb579a042b64
Gerrit-Change-Number: 48305
Gerrit-PatchSet: 1
Gerrit-Owner: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Jason Glenesk
jason.glenesk@gmail.com
Gerrit-Reviewer: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Fri, 04 Dec 2020 22:01:11 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-MessageType: comment