[coreboot-gerrit] Change in coreboot[master]: [Debug] Brya/redrix: Disable NVME PCIE RP

[Anil Kumar K (Code Review)]

Anil Kumar K has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/61326 )

Change subject: [Debug] Brya/redrix: Disable NVME PCIE RP
......................................................................

[Debug] Brya/redrix: Disable NVME PCIE RP

Change-Id: Ifda7a6e98c587c884f2ed849373b011ffc163b17
---
M src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
1 file changed, 1 insertion(+), 8 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/26/61326/1

diff --git a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
index 7323b10..3e59baf 100644
--- a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
@@ -173,14 +173,7 @@
    			.flags = PCIE_RP_HOTPLUG | PCIE_RP_LTR | PCIE_RP_AER,
    		}"
    	end	#PCIE8 SD card
-		device ref pcie_rp9 on
-			# Enable NVMe PCIE 9 using clk 1
-			register "pch_pcie_rp[PCH_RP(9)]" = "{
-				.clk_src = 1,
-				.clk_req = 1,
-				.flags = PCIE_RP_LTR | PCIE_RP_AER,
-			}"
-		end	#PCIE9-12 SSD
+		device ref pcie_rp9 off end
    	device ref uart0 on end
    	device ref gspi1 on end
    	device ref pch_espi on