[coreboot-gerrit] Change in coreboot[master]: sb/intel/lynxpoint: Set PCIe L1 substates capabilities register

[Angel Pons (Code Review)]

Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46134 )

Change subject: sb/intel/lynxpoint: Set PCIe L1 substates capabilities register
......................................................................

Patch Set 3: Code-Review+2

(1 comment)

https://review.coreboot.org/c/coreboot/+/46134/2/src/southbridge/intel/lynxp... 
File src/southbridge/intel/lynxpoint/pcie.c:

https://review.coreboot.org/c/coreboot/+/46134/2/src/southbridge/intel/lynxp... 
PS2, Line 681: 	/* Set L1 Sub-State Cap ID to 1Eh and Next Cap Pointer to None. */
> my preference would be to keep as-is for consistency, unless the comment was incorrect or unclear, a […]

I'd rather keep it where it is