Attention is currently required from: Felix Held, Matt DeVillier.
Raul Rangel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/75619?usp=email )
Change subject: soc/amd/stoneyridge/northbridge: reserve PCI config IO ports
......................................................................
Patch Set 2: Code-Review+2
--
To view, visit
https://review.coreboot.org/c/coreboot/+/75619?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I014ffe3ee94ec153e91113f9a17e89f24ca040b3
Gerrit-Change-Number: 75619
Gerrit-PatchSet: 2
Gerrit-Owner: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Matt DeVillier
matt.devillier@amd.corp-partner.google.com
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Matt DeVillier
matt.devillier@amd.corp-partner.google.com
Gerrit-Attention: Felix Held
felix-coreboot@felixheld.de
Gerrit-Comment-Date: Tue, 06 Jun 2023 16:22:31 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment