[coreboot-gerrit] Change in coreboot[master]: cpu/intel/sandybridge: Put stage cache into TSEG