greg@unrelenting.technology has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/25344 )
Change subject: ACPI: Add SPCR table
......................................................................
Patch Set 6:
This is very helpful for Skylake/KabyLake, which has a 32-bit memory-mapped UART:
https://mail.coreboot.org/pipermail/coreboot/2016-October/082128.html
just got FreeBSD to output kernel messages to the SuzyQable UART on my google/eve using this :) Had to neutralize the ENABLE_UART check though. That variable does not exist in my config.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/25344
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2ff31da061c88a6f3e3cf76285f8ab78ee35509c
Gerrit-Change-Number: 25344
Gerrit-PatchSet: 6
Gerrit-Owner: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Daniel Kurtz
djkurtz@chromium.org
Gerrit-Reviewer: Daniel Kurtz
djkurtz@google.com
Gerrit-Reviewer: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Duncan Laurie
dlaurie@chromium.org
Gerrit-CC: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-CC: greg@unrelenting.technology
Gerrit-Comment-Date: Tue, 03 Dec 2019 01:22:21 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment