[coreboot-gerrit] Change in coreboot[master]: riscv: add trampoline in MBR block to support boot mode 1

[Philipp Hug (Code Review)]

Hello build bot (Jenkins),

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/27397

to look at the new patch set (#3).

Change subject: riscv: add trampoline in MBR block to support boot mode 1
......................................................................

riscv: add trampoline in MBR block to support boot mode 1

Add "j pc + 0x1000" at the beginning of the MBR to jump to bootblock.
Changed first usable LBA to 4 (0x1000) to prevent stack alignment
issues.

Change-Id: I16e762d9f027346b124412f1f7ee6ff37f431d86
Signed-off-by: Philipp Hug 
---
M util/riscv/sifive-gpt.py
1 file changed, 9 insertions(+), 7 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/97/27397/3