[coreboot-gerrit] Change in coreboot[master]: soc/amd/stoneyridge: Add XHCI PM register access functions