EricR Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35141 )
Change subject: mb/google/drallion: Add memory init setup for drallion
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35141/3/src/mainboard/google/dralli...
File src/mainboard/google/drallion/variants/drallion/memory.c:
https://review.coreboot.org/c/coreboot/+/35141/3/src/mainboard/google/dralli...
PS3, Line 69: switch(val) {
We will have SPD file for each memory. We don't share the SPD, we need part number for each, We don't have CBI to fill that.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/35141
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I9993ad175e6f52711d5a05733aeab1bbed1e0b80
Gerrit-Change-Number: 35141
Gerrit-PatchSet: 3
Gerrit-Owner: Thejaswani Putta
thejaswani.putta@intel.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: Thejaswani Putta
thejaswani.putta@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Aamir Bohra
aamir.bohra@intel.com
Gerrit-CC: AndreX Andraos
andrex.andraos@intel.com
Gerrit-CC: Bernardo Perez Priego
bernardo.perez.priego@intel.com
Gerrit-CC: Bora Guvendik
bora.guvendik@intel.com
Gerrit-CC: EricR Lai
ericr_lai@compal.corp-partner.google.com
Gerrit-CC: Krzysztof M Sywula
krzysztof.m.sywula@intel.com
Gerrit-CC: Mathew King
mathewk@chromium.org
Gerrit-CC: Selma Bensaid
selma.bensaid@intel.com
Gerrit-CC: Thejaswani Putta
thejaswani.putta@intel.corp-partner.google.com
Gerrit-CC: Varun Joshi
varun.joshi@intel.com
Gerrit-Comment-Date: Thu, 29 Aug 2019 03:37:02 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment