[coreboot-gerrit] Change in coreboot[master]: soc/intel/xeon_sp: Enable LPC generic IO decode range

[Jonathan Zhang (Code Review)]

Jonathan Zhang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38994 )

Change subject: soc/intel/xeon_sp: Enable LPC generic IO decode range
......................................................................

Patch Set 2:

(1 comment)

https://review.coreboot.org/c/coreboot/+/38994/1/src/soc/intel/xeon_sp/chip.... 
File src/soc/intel/xeon_sp/chip.h:

https://review.coreboot.org/c/coreboot/+/38994/1/src/soc/intel/xeon_sp/chip.... 
PS1, Line 89: 	uint32_t gen3_dec;
> When they are not defined the values would be zero, which are the default values of these registers. […]

Ack