[coreboot-gerrit] Change in coreboot[master]: riscv: exception handle support SMP

[Xiang Wang (Code Review)]

Hello build bot (Jenkins),

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/27441

to look at the new patch set (#2).

Change subject: riscv: exception handle support SMP
......................................................................

riscv: exception handle support SMP

fix exception handle not support SMP for RISC-V.

Change-Id: I053138c6d778413d125e91689da330b1ac857027
Signed-off-by: Xiang Wang 
---
M src/arch/riscv/trap_util.S
1 file changed, 97 insertions(+), 108 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/27441/2