[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Add FSP UPDs for minimum assertion widths