[coreboot-gerrit] Change in coreboot[master]: soc/intel{cannonlake,icelake}/northbridge.asl: Correct flash range