11 Feb
2019
11 Feb
'19
8:41 a.m.
HAOUAS Elyes has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/30775 )
Change subject: cpu/intel/car/core2: Update microcode in CAR setup ......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/#/c/30775/3/src/cpu/intel/car/core2/cache_as_ram... File src/cpu/intel/car/core2/cache_as_ram.S:
https://review.coreboot.org/#/c/30775/3/src/cpu/intel/car/core2/cache_as_ram... PS3, Line 117: CACHE_ROM_BASE | MTRR_TYPE_WRPROT CACHE_ROM_BASE | MTRR_TYPE_WRPROT
--
To view, visit https://review.coreboot.org/c/coreboot/+/30775
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8ecd1b99e18c7e73ae47f850fdc4870751dc6e8c
Gerrit-Change-Number: 30775
Gerrit-PatchSet: 3
Gerrit-Owner: Arthur Heymans arthur@aheymans.xyz
Gerrit-Reviewer: Angel Pons th3fanbus@gmail.com
Gerrit-Reviewer: Arthur Heymans arthur@aheymans.xyz
Gerrit-Reviewer: Kyösti Mälkki kyosti.malkki@gmail.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: HAOUAS Elyes ehaouas@noos.fr
Gerrit-Comment-Date: Mon, 11 Feb 2019 07:41:43 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment