[coreboot-gerrit] Change in coreboot[master]: soc/intel/common: Add enable PCH FIVR entry under GNVS