[coreboot-gerrit] Change in coreboot[master]: mb/siemens/mc_ehl2: Configure SD card detect pin in devicetree

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/58855 )

Change subject: mb/siemens/mc_ehl2: Configure SD card detect pin in devicetree
......................................................................

mb/siemens/mc_ehl2: Configure SD card detect pin in devicetree

This configures GPIO GPP_G5 as an input pin for SD card detect.

Change-Id: I708eb112fa054f2f88857001c409fb62493b6206
Signed-off-by: Mario Scheithauer 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58855
Tested-by: build bot (Jenkins) 
Reviewed-by: Werner Zeh 
---
M src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
1 file changed, 3 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Werner Zeh: Looks good to me, approved

diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
index 701efb4..0ff38d7 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
@@ -92,6 +92,9 @@
    register "ScsEmmcDdr50Enabled" = "1"
    register "SdCardPowerEnableActiveHigh" = "1"

+	# GPIO for SD card detect
+	register "sdcard_cd_gpio" = "GPP_G5"
+
    # LPSS Serial IO (I2C/UART/GSPI) related UPDs
    register "SerialIoI2cMode" = "{
    	[PchSerialIoIndexI2C0] = PchSerialIoPci,