[coreboot-gerrit] Change in coreboot[master]: soc/amd/stoneyridge/reset: use port and bit defines from cf9_reset.h