21 Feb
2019
21 Feb
'19
6:29 p.m.
Vanessa Eusebio has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/25444 )
Change subject: soc/intel/denverton + mb: Change UART IRQ line in conflict with ME ......................................................................
Patch Set 10:
Have tested on Harcuvar with the latest SPSInfo and it is working without this change. I would rather not change the IRQ assignment if possible.
--
To view, visit https://review.coreboot.org/c/coreboot/+/25444
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I0c59ff80ef19b54c2de1a6a8205afe6482adfdff
Gerrit-Change-Number: 25444
Gerrit-PatchSet: 10
Gerrit-Owner: Julien Viard de Galbert coreboot-review-ju@vdg.name
Gerrit-Reviewer: David Guckian david.guckian@intel.com
Gerrit-Reviewer: Julien Viard de Galbert coreboot-review-ju@vdg.name
Gerrit-Reviewer: Patrick Georgi pgeorgi@google.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: Paul Menzel paulepanter@users.sourceforge.net
Gerrit-Reviewer: Vanessa Eusebio vanessa.f.eusebio@intel.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Lijian Zhao lijian.zhao@intel.com
Gerrit-Comment-Date: Thu, 21 Feb 2019 18:29:24 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment