Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/26787
to look at the new patch set (#2).
Change subject: nb/intel/x4x: Switch to POSTCAR_STAGE
......................................................................
nb/intel/x4x: Switch to POSTCAR_STAGE
Change-Id: Ib7f0009bf024d1f09483e0cfc696d234ec78d267
Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz>
---
D src/cpu/intel/car/cache_as_ram_ht.inc
M src/cpu/intel/socket_LGA775/Makefile.inc
M src/northbridge/intel/x4x/Kconfig
M src/northbridge/intel/x4x/Makefile.inc
M src/northbridge/intel/x4x/ram_calc.c
5 files changed, 12 insertions(+), 477 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/87/26787/2
--
To view, visit https://review.coreboot.org/26787
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: Ib7f0009bf024d1f09483e0cfc696d234ec78d267
Gerrit-Change-Number: 26787
Gerrit-PatchSet: 2
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/26786
to look at the new patch set (#2).
Change subject: nb/intel/pineview: Switch to POSTCAR_STAGE
......................................................................
nb/intel/pineview: Switch to POSTCAR_STAGE
Change-Id: If23925e2837645c974e4094e7e2d90e700d3d9e8
Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz>
---
M src/cpu/intel/socket_FCBGA559/Makefile.inc
M src/northbridge/intel/pineview/Kconfig
M src/northbridge/intel/pineview/Makefile.inc
M src/northbridge/intel/pineview/ram_calc.c
4 files changed, 12 insertions(+), 11 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/86/26786/2
--
To view, visit https://review.coreboot.org/26786
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: If23925e2837645c974e4094e7e2d90e700d3d9e8
Gerrit-Change-Number: 26786
Gerrit-PatchSet: 2
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/26784
to look at the new patch set (#2).
Change subject: cpu/intel/car/core2: Improve a few things
......................................................................
cpu/intel/car/core2: Improve a few things
This changes the following:
- compute amount variable MTRR's during runtime
- Wait for all CPU's to be in Wait for SIPI state after sending init
INIT IPI to all AP's
- compute the PHYSMASK high during runtime and preload it to the
MTRR_PHYS_MASK msr's
- cache the whole rom size instead of XIP_ROM_SIZE
Change-Id: I8d8672f8b577c2e7cef6e80978c4464a771f430c
Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz>
---
M src/cpu/intel/car/core2/cache_as_ram.S
1 file changed, 82 insertions(+), 34 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/84/26784/2
--
To view, visit https://review.coreboot.org/26784
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I8d8672f8b577c2e7cef6e80978c4464a771f430c
Gerrit-Change-Number: 26784
Gerrit-PatchSet: 2
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/26782
to look at the new patch set (#3).
Change subject: cpu/intel/model_{6xx,f2x,f3x,f4x}: Remove unneeded include
......................................................................
cpu/intel/model_{6xx,f2x,f3x,f4x}: Remove unneeded include
Change-Id: I7d5843aada364b557e0618268ad48c650aa54d1e
Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr>
---
M src/cpu/intel/model_6xx/model_6xx_init.c
M src/cpu/intel/model_f2x/model_f2x_init.c
M src/cpu/intel/model_f3x/model_f3x_init.c
M src/cpu/intel/model_f4x/model_f4x_init.c
4 files changed, 0 insertions(+), 4 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/82/26782/3
--
To view, visit https://review.coreboot.org/26782
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I7d5843aada364b557e0618268ad48c650aa54d1e
Gerrit-Change-Number: 26782
Gerrit-PatchSet: 3
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26789 )
Change subject: cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE support
......................................................................
Patch Set 1: Verified+1
Build Successful
https://qa.coreboot.org/job/coreboot-gerrit/74037/ : SUCCESS
https://qa.coreboot.org/job/coreboot-checkpatch/28148/ : SUCCESS
--
To view, visit https://review.coreboot.org/26789
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I7fa3853498856050855b3b97546f4d31f66d12f7
Gerrit-Change-Number: 26789
Gerrit-PatchSet: 1
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Sun, 03 Jun 2018 11:14:07 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes