Attention is currently required from: Anton Samsonov, Anton Samsonov, Nikolai Artemiev, Stefan Reinauer.
Anastasia Klimchuk has posted comments on this change by Anton Samsonov. ( https://review.coreboot.org/c/flashrom/+/85585?usp=email )
Change subject: flashchips: Add Spansion S25FS512S
......................................................................
Patch Set 2:
(4 comments)
Patchset:
PS2:
Thank you for patch! I read your comment in the other patch and so good that you were able to resolve identification issue.
File flashchips/spansion.c:
https://review.coreboot.org/c/flashrom/+/85585/comment/20d5f7aa_22bdde29?us… :
PS2, Line 1043: /* Note on FEATURE_4BA_ENTER: the command set only defines command 0xB7
: to enter 4BA mode, but there is no counterpart command "Exit 4BA mode",
: and the code 0xE9 is assigned to another command ("Password unlock"). */
: /* Note on FEATURE_4BA_ENTER_EAR7 (not set): the "Extended address mode" bit
: is stored in configuration register CR2V[7], which can only be read / written
: by generic commands ("Read any register" / "Write any register"), that itself
: expect a 3- or 4-byte address of register in question, which in turn depends on
: the same register, that is initially set from non-volatile register CR2NV[7]
: that defaults to 0, but can be programmed to 1 for starting in 32-bit mode. */
Thank you for sharing bits of wisdom in the comment!
File include/flashchips.h:
https://review.coreboot.org/c/flashrom/+/85585/comment/cefeb7bf_02b64c15?us… :
PS2, Line 717: 0x02200081
Can I ask, for my education, I want to understand how this ID is formed, `02200081`
I am looking at page 136 (12.3.1 Device ID) and I can see, by byte address
05h -> 81 (last two digits)
04h -> 00
03h -> ?? where it is?
02h -> 20
01h -> 02
00h is also not here, but that's manufacturer ID, not device ID, maybe it's fine
https://review.coreboot.org/c/flashrom/+/85585/comment/cd64a820_7b77a7ad?us… :
PS2, Line 717: SPANSION_S25FS512S
Maybe let's follow the pattern and name this macro to `SPANSION_S25FS512S_UL`
--
To view, visit https://review.coreboot.org/c/flashrom/+/85585?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: main
Gerrit-Change-Id: I40b6c081ec7d57eac4f6d2b69cea3878bc92bb47
Gerrit-Change-Number: 85585
Gerrit-PatchSet: 2
Gerrit-Owner: Anton Samsonov <avscomputing(a)gmail.com>
Gerrit-Reviewer: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Anton Samsonov <devel(a)zxlab.ru>
Gerrit-Reviewer: Nikolai Artemiev <nartemiev(a)google.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Anton Samsonov <avscomputing(a)gmail.com>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Attention: Nikolai Artemiev <nartemiev(a)google.com>
Gerrit-Attention: Anton Samsonov <devel(a)zxlab.ru>
Gerrit-Comment-Date: Thu, 19 Dec 2024 08:26:51 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Attention is currently required from: Matt DeVillier.
Anastasia Klimchuk has posted comments on this change by Anastasia Klimchuk. ( https://review.coreboot.org/c/flashrom/+/85655?usp=email )
Change subject: doc: Add section about v1.5.1 into release notes
......................................................................
Patch Set 1:
(1 comment)
File doc/release_notes/v_1_5.rst:
https://review.coreboot.org/c/flashrom/+/85655/comment/a3134928_f47ae8d7?us… :
PS1, Line 34: <TODO ADD WHO IS AFFECTED>
Matt, do you remember we discussed that you can help with writing this piece? :) I appreciate your help so much,
You can write as a comment here, or you upload new patchset, whatever you prefer.
Thank you!
--
To view, visit https://review.coreboot.org/c/flashrom/+/85655?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I80f8423133bf779093d57ea6928f09d9d377d20e
Gerrit-Change-Number: 85655
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Attention: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Comment-Date: Wed, 18 Dec 2024 11:40:44 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Anastasia Klimchuk has uploaded this change for review. ( https://review.coreboot.org/c/flashrom/+/85655?usp=email )
Change subject: doc: Add section about v1.5.1 into release notes
......................................................................
doc: Add section about v1.5.1 into release notes
Change-Id: I80f8423133bf779093d57ea6928f09d9d377d20e
Signed-off-by: Anastasia Klimchuk <aklm(a)flashrom.org>
---
M doc/release_notes/v_1_5.rst
1 file changed, 19 insertions(+), 3 deletions(-)
git pull ssh://review.coreboot.org:29418/flashrom refs/changes/55/85655/1
diff --git a/doc/release_notes/v_1_5.rst b/doc/release_notes/v_1_5.rst
index 6e81353..fce8b16 100644
--- a/doc/release_notes/v_1_5.rst
+++ b/doc/release_notes/v_1_5.rst
@@ -15,10 +15,26 @@
Anonymous checkout from the git repository at https://review.coreboot.org/flashrom.git
(tag v1.5.0)
-A tarball is available for download at <TODO add tarball>
-(signature <TODO add signature>)
+A tarball is available for download at https://download.flashrom.org/releases/flashrom-v1.5.0.tar.xz
+(signature https://download.flashrom.org/releases/flashrom-v1.5.0.tar.xz.asc)
-fingerprint: <TODO add fingerprint>
+fingerprint: 6E6E F9A0 BA47 8006 E277 6E4C C037 BB41 3134 D111
+
+Point release v1.5.1
+====================
+
+v1.5.1 includes one bug fix in addition to everything which is included in v1.5.0
+
+Ticket: https://ticket.coreboot.org/issues/573
+
+Patch: https://review.coreboot.org/c/flashrom/+/85612
+
+Who exactly can be affected by this bug:
+
+<TODO ADD WHO IS AFFECTED>
+
+v1.5.1 can be downloaded in the same location, same fingerprint. Tarball name will be ``flashrom-v1.5.1.tar.xz``.
+Or, checkout from the same git repository by the tag v1.5.1
Known issues
============
--
To view, visit https://review.coreboot.org/c/flashrom/+/85655?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newchange
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I80f8423133bf779093d57ea6928f09d9d377d20e
Gerrit-Change-Number: 85655
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Anastasia Klimchuk has submitted this change. ( https://review.coreboot.org/c/flashrom/+/85612?usp=email )
Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
ichspi: Check whether chipset is locked when probing opcode
This is follow up (or fix) for
commit 26a1eb514ccefc61b110068cf0eea73c397ba045
When probing opcode, all opcodes in POSSIBLE_OPCODES are reported as
supported, even if the opcode is not in curopcodes. This is relying
on reprogramming on-the-fly to handle the gap between POSSIBLE_OPCODES
and curopcodes. However, for locked chipsets on-the-fly is not
happening (is not possible, since list of opcodes is locked), so we
can't rely on it.
So, we need to check whether chipset is locked.
Ticket: https://ticket.coreboot.org/issues/573
Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Signed-off-by: Anastasia Klimchuk <aklm(a)flashrom.org>
Tested-by: Matt DeVillier <matt.devillier(a)gmail.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/85612
Reviewed-by: Peter Marheine <pmarheine(a)chromium.org>
Tested-by: build bot (Jenkins) <no-reply(a)coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier(a)gmail.com>
---
M ichspi.c
1 file changed, 6 insertions(+), 2 deletions(-)
Approvals:
Peter Marheine: Looks good to me, approved
build bot (Jenkins): Verified
Matt DeVillier: Looks good to me, but someone else must approve
Stefan Reinauer: Looks good to me, approved
diff --git a/ichspi.c b/ichspi.c
index fc994db..94227de 100644
--- a/ichspi.c
+++ b/ichspi.c
@@ -1823,8 +1823,12 @@
static bool ich_spi_probe_opcode(const struct flashctx *flash, uint8_t opcode)
{
int ret = find_opcode(curopcodes, opcode);
- if ((ret == -1) && (lookup_spi_type(opcode) <= 3))
- /* opcode is in POSSIBLE_OPCODES, report supported. */
+ if ((ret == -1) && (lookup_spi_type(opcode) <= 3) && (!ichspi_lock))
+ /* opcode is in POSSIBLE_OPCODES, report supported.
+ * Relying on reprogramming on-the-fly
+ * when opcode is not in curopcodes, but is in POSSIBLE_OPCODES.
+ *
+ * on-the-fly does not work for locked chipsets, therefore checking ichspi_lock. */
return true;
return ret >= 0;
}
--
To view, visit https://review.coreboot.org/c/flashrom/+/85612?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: merged
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85612
Gerrit-PatchSet: 2
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Peter Marheine <pmarheine(a)chromium.org>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Anastasia Klimchuk has submitted this change. ( https://review.coreboot.org/c/flashrom/+/85592?usp=email )
(
3 is the latest approved patch-set.
No files were changed between the latest approved patch-set and the submitted one.
)Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
ichspi: Check whether chipset is locked when probing opcode
This is follow up (or fix) for
commit 26a1eb514ccefc61b110068cf0eea73c397ba045
When probing opcode, all opcodes in POSSIBLE_OPCODES are reported as
supported, even if the opcode is not in curopcodes. This is relying
on reprogramming on-the-fly to handle the gap between POSSIBLE_OPCODES
and curopcodes. However, for locked chipsets on-the-fly is not
happening (is not possible, since list of opcodes is locked), so we
can't rely on it.
So, we need to check whether chipset is locked.
Ticket: https://ticket.coreboot.org/issues/573
Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Signed-off-by: Anastasia Klimchuk <aklm(a)flashrom.org>
Tested-by: Matt DeVillier <matt.devillier(a)gmail.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/85592
Tested-by: build bot (Jenkins) <no-reply(a)coreboot.org>
Reviewed-by: Nikolai Artemiev <nartemiev(a)google.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier(a)gmail.com>
---
M ichspi.c
1 file changed, 6 insertions(+), 2 deletions(-)
Approvals:
build bot (Jenkins): Verified
Matt DeVillier: Looks good to me, but someone else must approve
Stefan Reinauer: Looks good to me, approved
Nikolai Artemiev: Looks good to me, approved
diff --git a/ichspi.c b/ichspi.c
index fc994db..94227de 100644
--- a/ichspi.c
+++ b/ichspi.c
@@ -1823,8 +1823,12 @@
static bool ich_spi_probe_opcode(const struct flashctx *flash, uint8_t opcode)
{
int ret = find_opcode(curopcodes, opcode);
- if ((ret == -1) && (lookup_spi_type(opcode) <= 3))
- /* opcode is in POSSIBLE_OPCODES, report supported. */
+ if ((ret == -1) && (lookup_spi_type(opcode) <= 3) && (!ichspi_lock))
+ /* opcode is in POSSIBLE_OPCODES, report supported.
+ * Relying on reprogramming on-the-fly
+ * when opcode is not in curopcodes, but is in POSSIBLE_OPCODES.
+ *
+ * on-the-fly does not work for locked chipsets, therefore checking ichspi_lock. */
return true;
return ret >= 0;
}
--
To view, visit https://review.coreboot.org/c/flashrom/+/85592?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: merged
Gerrit-Project: flashrom
Gerrit-Branch: main
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85592
Gerrit-PatchSet: 5
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Nikolai Artemiev <nartemiev(a)google.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Attention is currently required from: Anastasia Klimchuk, Bill XIE.
Stefan Reinauer has posted comments on this change by Anastasia Klimchuk. ( https://review.coreboot.org/c/flashrom/+/85612?usp=email )
Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
Patch Set 1: Code-Review+2
--
To view, visit https://review.coreboot.org/c/flashrom/+/85612?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85612
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Peter Marheine <pmarheine(a)chromium.org>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Attention: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Comment-Date: Wed, 18 Dec 2024 04:48:08 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Attention is currently required from: Anastasia Klimchuk, Bill XIE, Stefan Reinauer.
Peter Marheine has posted comments on this change by Anastasia Klimchuk. ( https://review.coreboot.org/c/flashrom/+/85612?usp=email )
Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
Patch Set 1: Code-Review+2
--
To view, visit https://review.coreboot.org/c/flashrom/+/85612?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85612
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Peter Marheine <pmarheine(a)chromium.org>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Attention: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Comment-Date: Wed, 18 Dec 2024 03:57:35 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Attention is currently required from: Anastasia Klimchuk, David Hendricks, Matt DeVillier.
Anton Samsonov has posted comments on this change by Matt DeVillier. ( https://review.coreboot.org/c/flashrom/+/85160?usp=email )
Change subject: cli_classic: Add option to use first detected chip if multiple found
......................................................................
Patch Set 2:
(1 comment)
Patchset:
PS2:
> There are certainly cases where there is no harm in selecting the first chip of multiple.
There may be a couple of options here.
1. Automatic disambiguation through advanced fingerprinting
Did you examined Device ID combinations from different identification methods, such as RDID + RES/REMS in cases when no extended RDID is available? (I did not dug deep, but noticed that 8-bit Device ID from REMS not necessarily copies the least significant 8-bit Device ID from RDID, creating a possibility of distinct 24-bit combinations compared to regular 16-bit RDID duplicates.)
As proposed by Anastasia, some parts of SFDP data may become another source of identification, when compared among similar models relevant to your case.
2. Automatic parameter tuning
If you are absolutely sure that several chip models that share single Device ID constitute a mutually interchangeable group of device profiles, then why not create "compatibility domains" in flashchips database? Or, better yet, why not create them automatically on-the-fly? That is, create a "meta-device" which acts like greatest common denominator for all compatible chips in question. Like, first AND all feature bits, then OR them, and compare those after masking relevant bits.
For example, the aforementioned Spansion "twins" have these flags:
S25FL512S = FEATURE_WRSR_WREN | FEATURE_OTP |
FEATURE_4BA_NATIVE | FEATURE_4BA_ENTER_EAR7 | FEATURE_4BA_EAR_1716
S25FS512S = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI |
FEATURE_4BA_NATIVE | FEATURE_4BA_ENTER
Of our interest, we see FEATURE_WRSR_WREN and FEATURE_4BA_NATIVE in common,
but no universally supported method of entering 4-byte addressing. So, those
chips cannot be actually treated interchangeably, which is proven by practice.
But there may be plenty of other chips that possibly can, if you are right.
--
To view, visit https://review.coreboot.org/c/flashrom/+/85160?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: main
Gerrit-Change-Id: I0427b1ef80e4eca16623f0fc9119d79f7dd62551
Gerrit-Change-Number: 85160
Gerrit-PatchSet: 2
Gerrit-Owner: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Anton Samsonov <avscomputing(a)gmail.com>
Gerrit-CC: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-Attention: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Attention: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-Attention: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Comment-Date: Tue, 17 Dec 2024 18:52:29 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Anton Samsonov <avscomputing(a)gmail.com>
Comment-In-Reply-To: Matt DeVillier <matt.devillier(a)gmail.com>
Comment-In-Reply-To: David Hendricks <david.hendricks(a)gmail.com>
Comment-In-Reply-To: Anastasia Klimchuk <aklm(a)chromium.org>
Attention is currently required from: Anastasia Klimchuk, Bill XIE, Stefan Reinauer.
Matt DeVillier has posted comments on this change by Anastasia Klimchuk. ( https://review.coreboot.org/c/flashrom/+/85612?usp=email )
Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
Patch Set 1: Code-Review+1
--
To view, visit https://review.coreboot.org/c/flashrom/+/85612?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85612
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Attention: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Comment-Date: Tue, 17 Dec 2024 16:13:39 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Attention is currently required from: Anastasia Klimchuk, Bill XIE, Stefan Reinauer.
Matt DeVillier has posted comments on this change by Anastasia Klimchuk. ( https://review.coreboot.org/c/flashrom/+/85612?usp=email )
Change subject: ichspi: Check whether chipset is locked when probing opcode
......................................................................
Patch Set 1:
(1 comment)
Patchset:
PS1:
> This is a cherry-pick of CB:85592 into branch 1.5.x […]
yep I tested against main and 1.5.x
--
To view, visit https://review.coreboot.org/c/flashrom/+/85612?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: flashrom
Gerrit-Branch: 1.5.x
Gerrit-Change-Id: I701a86f030cfef43a1158bf075287ade569254e6
Gerrit-Change-Number: 85612
Gerrit-PatchSet: 1
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Bill XIE <persmule(a)hardenedlinux.org>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Attention: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Comment-Date: Tue, 17 Dec 2024 16:13:34 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Anastasia Klimchuk <aklm(a)chromium.org>