Attention is currently required from: Patrick Georgi, Rizwan Qureshi, Stefan Reinauer, Angel Pons, Sridhar Siricilla, Alex Levin, YH Lin, Nico Huber, Martin Roth, Caveh Jalali, David Hendricks, Tim Wawrzynczak, Nick Vaccaro, Boris Mittelberg.
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/61854 )
Change subject: ichspi.c: Check SPI Cycle In-Progress prior start HW Seq
......................................................................
Patch Set 13:
(2 comments)
Commit Message:
https://review.coreboot.org/c/flashrom/+/61854/comment/3f5e8bb5_db48dc19
PS7, Line 17: Without this synchronisation being implemented, flashrom is running
: into below error:
:
: Erasing and writing flash chip... Timeout error between offset
: 0x0061c000 and 0x0061c03f (= 0x0061c000 + 63)! FAILED!
: Uh oh. Erase/write failed. Checking if anything has changed.
> > > > > Please let me know if anything we need to help for moving this CL?
> > > >
> > > > What was said in the first message of the comment thread.
> > >
> > > I have reattempted to update the commit msg with setup details and replication steps.
> > >
> > > Please suggest if you need better wordings.
> >
> > Ping!
>
> Ping!
Ping!
https://review.coreboot.org/c/flashrom/+/61854/comment/b72f2717_64fa01e5
PS7, Line 25: TEST=Concurrent flashrom access is not throwing timeout.
> > > > > Please let me know if anything we need to help for moving this CL?
> > > >
> > > > What was said in the first message of the comment thread.
> > >
> > > I'm able to verify this change on eve device. Updated the same in the commit msg.
> >
> > Ping!
>
> Ping!
Ping!
--
To view, visit https://review.coreboot.org/c/flashrom/+/61854
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: Ib9265cc20513fd00f32f8fa22e28c312903ca484
Gerrit-Change-Number: 61854
Gerrit-PatchSet: 13
Gerrit-Owner: Subrata Banik <subratabanik(a)google.com>
Gerrit-Reviewer: Alex Levin <levinale(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Boris Mittelberg <bmbm(a)google.com>
Gerrit-Reviewer: Caveh Jalali <caveh(a)chromium.org>
Gerrit-Reviewer: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Nick Vaccaro <nvaccaro(a)google.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Patrick Georgi <patrick(a)coreboot.org>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Reviewer: Sridhar Siricilla <sridhar.siricilla(a)intel.com>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: YH Lin <yueherngl(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-Attention: Patrick Georgi <patrick(a)coreboot.org>
Gerrit-Attention: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Attention: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Attention: Sridhar Siricilla <sridhar.siricilla(a)intel.com>
Gerrit-Attention: Alex Levin <levinale(a)chromium.org>
Gerrit-Attention: YH Lin <yueherngl(a)chromium.org>
Gerrit-Attention: Nico Huber <nico.h(a)gmx.de>
Gerrit-Attention: Martin Roth <martinroth(a)google.com>
Gerrit-Attention: Caveh Jalali <caveh(a)chromium.org>
Gerrit-Attention: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-Attention: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Attention: Nick Vaccaro <nvaccaro(a)google.com>
Gerrit-Attention: Boris Mittelberg <bmbm(a)google.com>
Gerrit-Comment-Date: Fri, 04 Mar 2022 08:44:58 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber <nico.h(a)gmx.de>
Comment-In-Reply-To: Subrata Banik <subratabanik(a)google.com>
Comment-In-Reply-To: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-MessageType: comment
Attention is currently required from: Nico Huber, Rizwan Qureshi, Angel Pons.
Edward O'Callaghan has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/62251 )
Change subject: ichspi: Add Alder Lake support
......................................................................
Patch Set 13:
(1 comment)
File ich_descriptors.c:
https://review.coreboot.org/c/flashrom/+/62251/comment/49b621cb_131210a5
PS12, Line 1041: return CHIPSET_600_SERIES_ALDER_POINT;
> Done
For completeness here, Sam reported back:
```
$ ./util/ich_descriptors_tool/ich_descriptors_tool -d -c "chipset" -f /tmp/image-nivviks.bin
The flash image has a size of 33554432 [0x2000000] bytes.
Assuming chipset '600 series Alder Point'.
=== Content Section ===
FLVALSIG 0x0ff0a55a
FLMAP0 0x00040003
FLMAP1 0x46100208
FLMAP2 0x001401b0
--- Details ---
NR (Number of Regions): 16
FRBA (Flash Region Base Address): 0x040
NC (Number of Components): 1
FCBA (Flash Component Base Address): 0x030
ISL (ICH/PCH/SoC Strap Length): 70
FISBA/FPSBA (Flash ICH/PCH/SoC Strap Base Addr): 0x100
NM (Number of Masters): 2
FMBA (Flash Master Base Address): 0x080
MSL/PSL (MCH/PROC Strap Length): 1
FMSBA (Flash MCH/PROC Strap Base Address): 0xb00
=== Component Section ===
FLCOMP 0x093000f6
FLILL 0xad604221
FLILL1 0xc7c4b9b7
--- Details ---
Component 1 density: 32 MB
Component 2 is not used.
Read Clock Frequency: 100 MHz
Read ID and Status Clock Freq.: 50 MHz
Write and Erase Clock Freq.: 50 MHz
Fast Read is supported.
Fast Read Clock Frequency: 50 MHz
Dual Output Fast Read Support: disabled
Invalid instruction 0: 0x21
Invalid instruction 1: 0x42
Invalid instruction 2: 0x60
Invalid instruction 3: 0xad
Invalid instruction 4: 0xb7
Invalid instruction 5: 0xb9
Invalid instruction 6: 0xc4
Invalid instruction 7: 0xc7
=== Region Section ===
FLREG0 0x00000000
FLREG1 0x1fff0500
FLREG2 0x04ff0001
FLREG3 0x00007fff
FLREG4 0x00007fff
FLREG5 0x00007fff
FLREG6 0x00007fff
FLREG7 0x00007fff
FLREG8 0x00007fff
FLREG9 0x00007fff
FLREG10 0x00007fff
FLREG11 0x00007fff
FLREG12 0x00007fff
FLREG13 0x00007fff
FLREG14 0x00007fff
FLREG15 0x00007fff
--- Details ---
Region 0 (Descr. ) 0x00000000 - 0x00000fff
Region 1 (BIOS ) 0x00500000 - 0x01ffffff
Region 2 (ME ) 0x00001000 - 0x004fffff
Region 3 (GbE ) is unused.
Region 4 (Platf. ) is unused.
Region 5 (DevExp ) is unused.
Region 6 (BIOS2 ) is unused.
Region 7 (unknown) is unused.
Region 8 (EC/BMC ) is unused.
Region 9 (unknown) is unused.
Region 10 (IE ) is unused.
Region 11 (10GbE ) is unused.
Region 12 (unknown) is unused.
Region 13 (unknown) is unused.
Region 14 (unknown) is unused.
Region 15 (unknown) is unused.
=== Master Section ===
FLMSTR1 0xffffffff
FLMSTR2 0xffffffff
--- Details ---
FD BIOS ME GbE Pltf Reg5 Reg6 Reg7 EC Reg9 RegA RegB RegC RegD RegE RegF
BIOS rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
ME rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
=== Upper Map Section ===
FLUMAP1 0xc0ff02df
--- Details ---
VTL (length in DWORDS) = 2
VTBA (base address) = 0x000df0
VSCC Table: 1 entries
JID0 = 0x0000471f
VSCC0 = 0x20152015
Manufacturer ID 0x1f, Device ID 0x4700
BES=0x1, WG=1, WSR=0, WEWS=1, EO=0x20
=== Softstraps ===
--- North/MCH/PROC (1 entries) ---
STRP0 = 0xffffffff
ISL (70) is greater than the current maximum of 23 entries.
Only the first 23 entries will be printed.
--- South/ICH/PCH (23 entries) ---
STRP0 = 0x00000000
STRP1 = 0x00000001
STRP2 = 0x0100000d
STRP3 = 0x022c4000
STRP4 = 0x0001087f
STRP5 = 0x00000000
STRP6 = 0x00000018
STRP7 = 0x00070003
STRP8 = 0x48030008
STRP9 = 0x00000000
STRP10 = 0x0eff0001
STRP11 = 0x0481fbf0
STRP12 = 0x00000000
STRP13 = 0x000f000c
STRP14 = 0x22224222
STRP15 = 0x22424222
STRP16 = 0x00000000
STRP17 = 0x00000000
STRP18 = 0x00ff0000
STRP19 = 0xc8800060
STRP20 = 0x36008645
STRP21 = 0x00000000
STRP22 = 0x00580e20
The meaning of the descriptor straps are unknown yet.
=== Dumping region files ===
Dumping 4096 bytes of the Descriptor region from 0x00000000-0x00000fff to /tmp/image-nivviks.bin.Descriptor.bin... done.
Dumping 28311552 bytes of the BIOS region from 0x00500000-0x01ffffff to /tmp/image-nivviks.bin.BIOS.bin... done.
Dumping 5238784 bytes of the ME region from 0x00001000-0x004fffff to /tmp/image-nivviks.bin.ME.bin... done.
The GbE region is unused and thus not dumped.
The Platform region is unused and thus not dumped.
The Region5 region is unused and thus not dumped.
The BIOS2 region is unused and thus not dumped.
The Region7 region is unused and thus not dumped.
The EC/BMC region is unused and thus not dumped.
The Region9 region is unused and thus not dumped.
The IE region is unused and thus not dumped.
The 10GbE region is unused and thus not dumped.
The Region12 region is unused and thus not dumped.
The Region13 region is unused and thus not dumped.
The Region14 region is unused and thus not dumped.
The Region15 region is unused and thus not dumped.
```
--
To view, visit https://review.coreboot.org/c/flashrom/+/62251
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: Ie66cf519df13f3391c41f5016b16a81ef3dfd4bf
Gerrit-Change-Number: 62251
Gerrit-PatchSet: 13
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: EricR Lai <ericr_lai(a)compal.corp-partner.google.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Reviewer: Sam McNally <sammc(a)google.com>
Gerrit-Reviewer: Subrata Banik <subratabanik(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-CC: Reka Norman <rekanorman(a)chromium.org>
Gerrit-Attention: Nico Huber <nico.h(a)gmx.de>
Gerrit-Attention: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Comment-Date: Fri, 04 Mar 2022 02:40:42 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber <nico.h(a)gmx.de>
Gerrit-MessageType: comment
Attention is currently required from: Nico Huber, Angel Pons, Nikolai Artemiev.
Anastasia Klimchuk has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/62554 )
Change subject: layout: Change signature for prepare_layout_for_extraction
......................................................................
Patch Set 2:
(1 comment)
Patchset:
PS2:
Thanks for reply! :)
> I'm not sure if I mentioned this somewhere already, the topic seems familiar. I kind of see this extract feature as CLI code.
Sorry if I missed that! I don't remember, but maybe because extract feature was upstreamed earlier when I just started and I wasn't fully aware of all everything that going on.
My reasoning for this patch chain was to align with larger movement to make cli a libflashrom user, which means libflashrom is used from everywhere and needs to be tested.
> So far, we have kept libflashrom free from file i/o and some target environments just don't support it
Maybe I am missing something, but I don't see `prepare_layout_for_extraction` doing file i/o at the moment? It is populating file names, which is prep step for i/o, but the i/o itself is done next in read operation.
Maybe `prepare_layout_for_extraction` can be renamed into something more specific?
I agree with keeping libflashrom free from file i/o.
--
To view, visit https://review.coreboot.org/c/flashrom/+/62554
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I7d3874d1097bb0d7bb8d9fa8e639cc1e71407627
Gerrit-Change-Number: 62554
Gerrit-PatchSet: 2
Gerrit-Owner: Anastasia Klimchuk <aklm(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Nikolai Artemiev <nartemiev(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Nico Huber <nico.h(a)gmx.de>
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Attention: Nikolai Artemiev <nartemiev(a)google.com>
Gerrit-Comment-Date: Fri, 04 Mar 2022 01:46:59 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber <nico.h(a)gmx.de>
Gerrit-MessageType: comment
Edward O'Callaghan has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/62580 )
Change subject: ich_descriptors.c: Add missing 500 series case in ich_number_of_masters()
......................................................................
Patch Set 1: Verified-1
--
To view, visit https://review.coreboot.org/c/flashrom/+/62580
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I4c749c11be01d9b641bc51fd966760cde2fb68d3
Gerrit-Change-Number: 62580
Gerrit-PatchSet: 1
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Fri, 04 Mar 2022 01:27:10 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment
Attention is currently required from: Nico Huber, Rizwan Qureshi, Angel Pons.
Edward O'Callaghan has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/62251 )
Change subject: ichspi: Add Alder Lake support
......................................................................
Patch Set 13:
(1 comment)
Patchset:
PS12:
Sorry I think I didn't write well. We are saying the same thing.
> Saying it's hard to predict the result of future work.
Exactly this!
As for the enum, sorry I meant to say enum values. That is to say, a enum value that represents multiple chipsets that are the same and folding up the individual 500 and 600 together as an example.
Also like you said, I wanted to be consistent with the current approach which is what I meant by not being half-baked that is to say, doing something new but only for subset of chipsets. For example https://review.coreboot.org/c/flashrom/+/62580 could be needed and probably some other consistency cleanups? Subrata and I plan to discuss to have a audit over things to look for incomplete cases.
Resolved?
--
To view, visit https://review.coreboot.org/c/flashrom/+/62251
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: Ie66cf519df13f3391c41f5016b16a81ef3dfd4bf
Gerrit-Change-Number: 62251
Gerrit-PatchSet: 13
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: EricR Lai <ericr_lai(a)compal.corp-partner.google.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Reviewer: Sam McNally <sammc(a)google.com>
Gerrit-Reviewer: Subrata Banik <subratabanik(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-CC: Reka Norman <rekanorman(a)chromium.org>
Gerrit-Attention: Nico Huber <nico.h(a)gmx.de>
Gerrit-Attention: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Comment-Date: Fri, 04 Mar 2022 01:25:15 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber <nico.h(a)gmx.de>
Comment-In-Reply-To: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-MessageType: comment
Edward O'Callaghan has uploaded this change for review. ( https://review.coreboot.org/c/flashrom/+/62580 )
Change subject: ich_descriptors.c: Add missing 500 series case in ich_number_of_masters()
......................................................................
ich_descriptors.c: Add missing 500 series case in ich_number_of_masters()
This looks to be missing.
Change-Id: I4c749c11be01d9b641bc51fd966760cde2fb68d3
Signed-off-by: Edward O'Callaghan <quasisec(a)google.com>
---
M ich_descriptors.c
1 file changed, 1 insertion(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/flashrom refs/changes/80/62580/1
diff --git a/ich_descriptors.c b/ich_descriptors.c
index 0ce5720..eccdc1f 100644
--- a/ich_descriptors.c
+++ b/ich_descriptors.c
@@ -71,6 +71,7 @@
{
switch (cs) {
case CHIPSET_C620_SERIES_LEWISBURG:
+ case CHIPSET_500_SERIES_TIGER_POINT:
case CHIPSET_APOLLO_LAKE:
case CHIPSET_GEMINI_LAKE:
case CHIPSET_ELKHART_LAKE:
--
To view, visit https://review.coreboot.org/c/flashrom/+/62580
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I4c749c11be01d9b641bc51fd966760cde2fb68d3
Gerrit-Change-Number: 62580
Gerrit-PatchSet: 1
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-MessageType: newchange
Attention is currently required from: Rizwan Qureshi, Edward O'Callaghan, Angel Pons.
Sam McNally has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/62251 )
Change subject: ichspi: Add Alder Lake support
......................................................................
Patch Set 13: Code-Review+2
--
To view, visit https://review.coreboot.org/c/flashrom/+/62251
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: Ie66cf519df13f3391c41f5016b16a81ef3dfd4bf
Gerrit-Change-Number: 62251
Gerrit-PatchSet: 13
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: EricR Lai <ericr_lai(a)compal.corp-partner.google.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Reviewer: Sam McNally <sammc(a)google.com>
Gerrit-Reviewer: Subrata Banik <subratabanik(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-CC: Reka Norman <rekanorman(a)chromium.org>
Gerrit-Attention: Rizwan Qureshi <rizwan.qureshi(a)intel.com>
Gerrit-Attention: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Comment-Date: Fri, 04 Mar 2022 00:23:30 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment
Attention is currently required from: Nico Huber.
Edward O'Callaghan has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/59279 )
Change subject: pcidev: Move pci_card_find() from internal to canonical place
......................................................................
Patch Set 4:
(2 comments)
File board_enable.c:
https://review.coreboot.org/c/flashrom/+/59279/comment/06880f09_8179b268
PS3, Line 2650: board->first_card_device))
> Looks like this was manually indented with spaces. Please remove them or fill up.
Done
https://review.coreboot.org/c/flashrom/+/59279/comment/d3595ee8_8f3afe82
PS3, Line 2658: board->second_card_device))
> Same here.
Done
--
To view, visit https://review.coreboot.org/c/flashrom/+/59279
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I026bfbecba114411728d4ad1ed8969b469fa7d2d
Gerrit-Change-Number: 59279
Gerrit-PatchSet: 4
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Nico Huber <nico.h(a)gmx.de>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-Attention: Nico Huber <nico.h(a)gmx.de>
Gerrit-Comment-Date: Fri, 04 Mar 2022 00:15:24 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber <nico.h(a)gmx.de>
Gerrit-MessageType: comment
Attention is currently required from: Edward O'Callaghan.
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/flashrom/+/59279
to look at the new patch set (#4).
Change subject: pcidev: Move pci_card_find() from internal to canonical place
......................................................................
pcidev: Move pci_card_find() from internal to canonical place
BUG=b:220950271
TEST=```sudo ./flashrom -p internal -r /tmp/bios
<snip>
Found Programmer flash chip "Opaque flash chip" (16384 kB, Programmer-specific) mapped at physical address 0x0000000000000000.
Reading flash... done.
```
Change-Id: I026bfbecba114411728d4ad1ed8969b469fa7d2d
Signed-off-by: Edward O'Callaghan <quasisec(a)google.com>
---
M board_enable.c
M internal.c
M pcidev.c
M programmer.h
4 files changed, 27 insertions(+), 28 deletions(-)
git pull ssh://review.coreboot.org:29418/flashrom refs/changes/79/59279/4
--
To view, visit https://review.coreboot.org/c/flashrom/+/59279
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I026bfbecba114411728d4ad1ed8969b469fa7d2d
Gerrit-Change-Number: 59279
Gerrit-PatchSet: 4
Gerrit-Owner: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Nico Huber <nico.h(a)gmx.de>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-Attention: Edward O'Callaghan <quasisec(a)chromium.org>
Gerrit-MessageType: newpatchset