Attention is currently required from: Subrata Banik, Tim Wawrzynczak, EricR Lai. Hello build bot (Jenkins), Subrata Banik, Tim Wawrzynczak, Patrick Rudolph, EricR Lai,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/61936
to look at the new patch set (#4).
Change subject: soc/intel/common/block: Add Kconfig to correct TBT indexing ......................................................................
soc/intel/common/block: Add Kconfig to correct TBT indexing
TBT's LCAP registers are returning port index which are based on 2. coreboot's PCIe remapping logic returns port index based on index 1.
This patch adds Kconfig for SoC to select if SoC wants to use index correction logic for TBT PCIe root port remapping. Currently it'll be used for ADL.
In case of Kconfig is enabled, coreboot will subtract 2 from the LCAP register value to get 0 based port number index.
BUG=b:210933428 BRANCH=None TEST=Check if PCIe remapping logic works on Brya board.
Change-Id: I7f9c3c8e753b982e2ede1a41bf87d6355b82da0f Signed-off-by: MAULIK V VAGHELA maulik.v.vaghela@intel.com --- M src/soc/intel/common/block/pcie/Kconfig M src/soc/intel/common/block/pcie/pcie_rp.c 2 files changed, 22 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/36/61936/4