[coreboot-gerrit] [XS] Change in coreboot[main]: mb/google/brya/var/uldrenite: Enable PMC, HECI and SRAM devices

[Subrata Banik (Code Review)]

Subrata Banik has submitted this change. ( https://review.coreboot.org/c/coreboot/+/85597?usp=email )

Change subject: mb/google/brya/var/uldrenite: Enable PMC, HECI and SRAM devices
......................................................................

mb/google/brya/var/uldrenite: Enable PMC, HECI and SRAM devices

Referencing the baseboard PnP settings for Uldrenite.

BUG=b:380789023
TEST=emerge-nissa coreboot

Change-Id: Icd537fd5b6bfa589931633b72477414098523b54
Signed-off-by: John Su 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85597
Tested-by: build bot (Jenkins) 
Reviewed-by: Subrata Banik 
Reviewed-by: Eric Lai 
---
M src/mainboard/google/brya/variants/uldrenite/overridetree.cb
1 file changed, 7 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Subrata Banik: Looks good to me, approved
  Eric Lai: Looks good to me, approved

diff --git a/src/mainboard/google/brya/variants/uldrenite/overridetree.cb b/src/mainboard/google/brya/variants/uldrenite/overridetree.cb
index 38aedaa..7c8dddf 100644
--- a/src/mainboard/google/brya/variants/uldrenite/overridetree.cb
+++ b/src/mainboard/google/brya/variants/uldrenite/overridetree.cb
@@ -120,6 +120,10 @@
    	[PchSerialIoIndexUART2] = PchSerialIoDisabled,
    }"

+	# FIXME: To be enabled in future based on PNP impact data.
+	# Disable Package C-state demotion for nissa baseboard.
+	register "disable_package_c_state_demotion" = "true"
+
    # Intel Common SoC Config
    #+-------------------+---------------------------+
    #| Field             |  Value                    |
@@ -448,6 +452,9 @@
    			device generic 0 alias rp2_wwan on end
    		end
    	end # PCIE2 WWAN card
+		device ref shared_sram on end
+		device ref heci1 on end
+		device ref pmc hidden end
    	device ref emmc on end
    	device ref uart0 on end
    	device ref pch_espi on