[coreboot-gerrit] [L] Change in coreboot[main]: vc/intel/fsp2_0: Add Skeleton FSP header for PTL

[Saurabh Mishra (Code Review)]

Attention is currently required from: Subrata Banik.

Saurabh Mishra has posted comments on this change by Saurabh Mishra. ( https://review.coreboot.org/c/coreboot/+/83732?usp=email )

Change subject: vc/intel/fsp2_0: Add Skeleton FSP header for PTL
......................................................................

Patch Set 4:

(2 comments)

Patchset:

PS3:
> this should be the base CL IMO

Sure, i have moved to base CL.

File src/vendorcode/intel/fsp/fsp2_0/pantherlake/FspmUpd.h:

https://review.coreboot.org/c/coreboot/+/83732/comment/b8118ff5_93c8058b?usp... :
PS3, Line 43: ///
            : /// The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS ChipsetInit CRC.
            : ///
            : typedef struct {
            :   UINT8             Revision;         ///< Chipset Init Info Revision
            :   UINT8             Rsvd[3];          ///< Reserved
            :   UINT16            MeChipInitCrc;    ///< 16 bit CRC value of MeChipInit Table
            :   UINT16            BiosChipInitCrc;  ///< 16 bit CRC value of PchChipInit Table
            : } CHIPSET_INIT_INFO;
            :
> do we have a consumer for this ?

Acknowledged, no consumers, removed.