[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Disable VT-d and no DMAR table for pre-QS platform

[Furquan Shaikh (Code Review)]

Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43657 )

Change subject: soc/intel/tigerlake: Disable VT-d and no DMAR table for pre-QS platform
......................................................................

Patch Set 4: Code-Review+1

(1 comment)

https://review.coreboot.org/c/coreboot/+/43657/4/src/soc/intel/tigerlake/rom... 
File src/soc/intel/tigerlake/romstage/fsp_params.c:

https://review.coreboot.org/c/coreboot/+/43657/4/src/soc/intel/tigerlake/rom... 
PS4, Line 200: m_cfg->TcssDma0En || m_cfg->TcssDma1En
I think this should be (m_cfg->TcssItbtPcie0En || m_cfg->TcssItbtPcie1En || m_cfg->TcssItbtPcie2En || m_cfg->TcssItbtPcie3En)