[coreboot-gerrit] Change in coreboot[master]: soc/amd/sabrina: update soft fuse bit 15 definition

[Felix Held (Code Review)]

Felix Held has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/63049 )

Change subject: soc/amd/sabrina: update soft fuse bit 15 definition
......................................................................

soc/amd/sabrina: update soft fuse bit 15 definition

For SoC that don't support LPC any more the definition of the PSP soft
fuse chain bit 15 has changed. Earlier SoCs that still supported a
physical LPC bus used this bit to determine if the I/O port 0x80 POST
code are sent to LPC or eSPI. Newer SoCs like Sabrina don't have a
physical LPC bus any more and on those this bit selects if the PSP debug
output is sent to the SoC's MMIO UART or an UART on I/O port 0x3F8 that
the needs to be decoded to eSPI.

Signed-off-by: Felix Held 
Change-Id: I0bffb6efacc585a1d02a0455b32f7cf8662b3232
---
M src/soc/amd/sabrina/Kconfig
M src/soc/amd/sabrina/Makefile.inc
2 files changed, 2 insertions(+), 6 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/49/63049/1

diff --git a/src/soc/amd/sabrina/Kconfig b/src/soc/amd/sabrina/Kconfig
index 1be53b5..b8cf728 100644
--- a/src/soc/amd/sabrina/Kconfig
+++ b/src/soc/amd/sabrina/Kconfig
@@ -397,8 +397,8 @@
      Bit 0:  Enable secure debug (Set by PSP_UNLOCK_SECURE_DEBUG)
      Bit 7:  Disable PSP postcodes on Renoir and newer chips only
              (Set by PSP_DISABLE_PORT80)
-	  Bit 15: PSP post code destination: 0=LPC 1=eSPI
-	          (Set by PSP_INITIALIZE_ESPI)
+	  Bit 15: PSP debug output destination:
+	          0=SoC MMIO UART, 1=IO port 0x3F8
      Bit 29: Disable MP2 firmware loading (Set by PSP_LOAD_MP2_FW)

See #55758 (NDA) for additional bit definitions.
diff --git a/src/soc/amd/sabrina/Makefile.inc b/src/soc/amd/sabrina/Makefile.inc
index 74124d2..b180156 100644
--- a/src/soc/amd/sabrina/Makefile.inc
+++ b/src/soc/amd/sabrina/Makefile.inc
@@ -97,10 +97,6 @@
 PSP_SOFTFUSE_BITS += 7
 endif

-ifeq ($(CONFIG_PSP_POSTCODES_ON_ESPI),y)
-PSP_SOFTFUSE_BITS += 15
-endif
-
 ifeq ($(CONFIG_PSP_UNLOCK_SECURE_DEBUG),y)
 # Enable secure debug unlock
 PSP_SOFTFUSE_BITS += 0