[coreboot-gerrit] Change in coreboot[master]: util: Add spd_tools to generate DDR4 SPDs for TGL boards

[Nick Vaccaro (Code Review)]

Nick Vaccaro has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44429 )

Change subject: util: Add spd_tools to generate DDR4 SPDs for TGL boards
......................................................................

Patch Set 32:

(1 comment)

https://review.coreboot.org/c/coreboot/+/44429/11/util/spd_tools/intel/ddr4/... 
File util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt:

https://review.coreboot.org/c/coreboot/+/44429/11/util/spd_tools/intel/ddr4/... 
PS11, Line 30: 10 11 12 13 14 15 16 17 19 19 20 21 22
> On page 363 I see "10-22, 24"

I can't find the spot where I got this from, but I do see what Rob pointed out on page 363 where it does show that the part supports all standard supported CL settings for 3200AA (22-22-22) bin.  Catherine commented that "this part doesn't support CL=21" at https://b.corp.google.com/issues/161772961#comment11. There was a mixup with mem part docs from ODM early on, this info may have been from the previous (wrong) docs.