[coreboot-gerrit] [XS] Change in coreboot[master]: soc/intel: Do not bridge I/O resources with base=0 to LPC