[coreboot-gerrit] [XS] Change in coreboot[main]: soc/intel: Use NEM+ effective way size for the right platforms

[Paul Menzel (Code Review)]

Attention is currently required from: Dinesh Gehlot, Eran Mitrani, Jakub Czapiga, Jayvik Desai, Jérémy Compostella, Kapil Porwal, Nick Vaccaro, Pranava Y N, Rishika Raj, Subrata Banik, Tarun.

Paul Menzel has posted comments on this change by Jérémy Compostella. ( https://review.coreboot.org/c/coreboot/+/83947?usp=email )

Change subject: soc/intel: Use NEM+ effective way size for the right platforms
......................................................................

Patch Set 11:

(4 comments)

Commit Message:

https://review.coreboot.org/c/coreboot/+/83947/comment/5560d916_dea629ee?usp... :
PS11, Line 7: for the right platforms
… for ADL, MTL, PTL

https://review.coreboot.org/c/coreboot/+/83947/comment/23b9621f_c810bdb2?usp... :
PS11, Line 9: uses
use

https://review.coreboot.org/c/coreboot/+/83947/comment/fbae866d_c75d3853?usp... :
PS11, Line 11: Mode
Fits on the line above?

https://review.coreboot.org/c/coreboot/+/83947/comment/65d2c114_39bf0207?usp... :
PS11, Line 14: TEST=Verified on PTL Intel reference platform
How?