Patrick Rudolph has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43775 )
Change subject: src: Never set ISA Enable on PCI bridges
......................................................................
Patch Set 1: Code-Review+2
This might even conflict with bridge I/O resources assigned by the PCI allocator.
The best source for ISA I could find is the book "EISA System Architecture" by Tom Shanley. See chapter "ISA I/O Address Space Problem". Setting the bit makes sure that the address pins A[9:8] on the ISA bus can never be > 0. That adds support for ISA devices only decoding 8bit addresses. As we cannot detect such ISA devices/slots that should be a devicetree option or part of the mainboard code. I doubt it's useful on recent PCIe based platforms.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/43775
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ifaff29561769c111fb7897e95dbea842faec5df4
Gerrit-Change-Number: 43775
Gerrit-PatchSet: 1
Gerrit-Owner: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Nico Huber
nico.h@gmx.de
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Fri, 24 Jul 2020 05:28:47 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment