[coreboot-gerrit] [XS] Change in coreboot[main]: mb/cwwk/adl/devicetree: correct PCIe RP 12 clock configuration