[coreboot-gerrit] [S] Change in coreboot[master]: soc/intel/apollolake: Fix FSP SATA speed limit configuraion

[Felix Singer (Code Review)]

Attention is currently required from: Eric Lai, Jan Samek, Mario Scheithauer, Sean Rhodes, Werner Zeh.

Felix Singer has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/75820?usp=email )

Change subject: soc/intel/apollolake: Fix FSP SATA speed limit configuraion
......................................................................

Patch Set 9: Code-Review+2

(2 comments)

Patchset:

PS7:
> There can be hardware related topics on the PCB (layout, signal quality, ... […]

I understand now. Thank you for the detailed explanation! Done.

File src/soc/intel/apollolake/ahci.c:

https://review.coreboot.org/c/coreboot/+/75820/comment/4d8fbaae_173ded17 :
PS7, Line 12: 	if (speed == SATA_DEFAULT)
            :
> I think Werner is right. We should leave that in.

OK, let's leave it. That's why I marked it as nit.