Attention is currently required from: Jérémy Compostella, yuchi.chen@intel.com.
Shuo Liu has posted comments on this change by yuchi.chen@intel.com. ( https://review.coreboot.org/c/coreboot/+/83319?usp=email )
Change subject: include/device/pci_def.h: Add PCIe SRIOV definitions
......................................................................
Patch Set 11: Code-Review+1
(1 comment)
File src/include/device/pci_def.h:
https://review.coreboot.org/c/coreboot/+/83319/comment/445663de_5707bdbe?usp... :
PS10, Line 584: #define PCIE_EXT_CAP_SRIOV_TOTAL_VFS 0x0e
Sorry, forgot to upload this comment yesterday - Can you mention the spec name in comment block and commit message both?
--
To view, visit
https://review.coreboot.org/c/coreboot/+/83319?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ic4bf76b0e3b20e3d04e8264c6530ab4abb95a013
Gerrit-Change-Number: 83319
Gerrit-PatchSet: 11
Gerrit-Owner: yuchi.chen@intel.com
Gerrit-Reviewer: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-Reviewer: Shuo Liu
shuo.liu@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: yuchi.chen@intel.com
Gerrit-Attention: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-Comment-Date: Fri, 09 Aug 2024 06:20:15 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes