Patrick Georgi has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40844 )
Change subject: soc/intel/cannonlake: Fix 16-bit read/write PCI_COMMAND register
......................................................................
Patch Set 3: Code-Review+2
--
To view, visit
https://review.coreboot.org/c/coreboot/+/40844
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If7e2c84c39039e0dc6811f247390f856fc634b33
Gerrit-Change-Number: 40844
Gerrit-PatchSet: 3
Gerrit-Owner: HAOUAS Elyes
ehaouas@noos.fr
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Fri, 01 May 2020 16:36:19 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment