19 Aug
2020
19 Aug
'20
7:28 a.m.
Jamie Ryu has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44557 )
Change subject: soc/intel/tigerlake: Add FSP UPDs for minimum assertion widths ......................................................................
Patch Set 1:
This change is ready for review.
--
To view, visit https://review.coreboot.org/c/coreboot/+/44557
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8180d95a2185c3786334e10613f47e77b7bc9d5f
Gerrit-Change-Number: 44557
Gerrit-PatchSet: 1
Gerrit-Owner: Jamie Ryu jamie.m.ryu@intel.com
Gerrit-Reviewer: Raj Astekar raj.astekar@intel.com
Gerrit-Reviewer: Rizwan Qureshi rizwan.qureshi@intel.com
Gerrit-Reviewer: Sridhar Siricilla sridhar.siricilla@intel.com
Gerrit-Reviewer: V Sowmya v.sowmya@intel.com
Gerrit-Reviewer: Wonkyu Kim wonkyu.kim@intel.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Comment-Date: Wed, 19 Aug 2020 07:28:14 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment