[coreboot-gerrit] Change in coreboot[master]: util: Add spd_tools to generate DDR4 SPDs for TGL boards

[Nick Vaccaro (Code Review)]

Hello build bot (Jenkins), Furquan Shaikh, Ravishankar Sarawadi, Rob Barnes, Patrick Rudolph,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/44429

to look at the new patch set (#26).

Change subject: util: Add spd_tools to generate DDR4 SPDs for TGL boards
......................................................................

util: Add spd_tools to generate DDR4 SPDs for TGL boards

Serial Presence Detect (SPD) data for memory modules is used by Memory
Reference Code (MRC) for training the memory. This SPD data is
typically obtained from part vendors but has to be massaged to format
it correctly as per JEDEC and MRC expectations. There have been
numerous times in the past where the SPD data used is not always
correct.

In order to reduce the manual effort of creating SPDs and generating
DRAM IDs, this change adds tools for generating SPD files for DDR4
memory used in memory down configurations on Intel Tiger Lake (TGL)
based platforms. These tools generate SPDs following JESD79-4C and
Jedec "4.1.2.L-5 R29 v103" specification.

Two tools are provided:
* gen_spd.go: Generates de-duplicated SPD files using a global memory
  part list provided by the mainboard in JSON format. Additionally,
  generates a SPD manifest file (in CSV format) with information about
  what memory part from the global list uses which of the generated
  SPD files.

* gen_part_id.go: Allocates DRAM strap IDs for different DDR4
  memory parts used by the board. Takes as input list of memory parts
  used by the board (with one memory part on each line) and the SPD
  manifest file generated by gen_spd.go. Generates Makefile.inc for
  integrating the generated SPD files in the coreboot build.

BUG=b:160157545

Change-Id: I263f936b332520753a6791c8d892fc148cb6f103
Signed-off-by: Nick Vaccaro 
---
A src/soc/intel/tigerlake/spd/ddr4/ddr4-spd-1.hex
A src/soc/intel/tigerlake/spd/ddr4/ddr4-spd-2.hex
A src/soc/intel/tigerlake/spd/ddr4/ddr4-spd-3.hex
A src/soc/intel/tigerlake/spd/ddr4/spd_manifest.generated.txt
A util/spd_tools/intel/ddr4/README.md
A util/spd_tools/intel/ddr4/gen_part_id.go
A util/spd_tools/intel/ddr4/gen_spd.go
A util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt
8 files changed, 1,968 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/29/44429/26