[coreboot-gerrit] Change in coreboot[master]: Enable long cr50 ready pulses for Tigerlake systems

[Furquan Shaikh (Code Review)]

Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43741 )

Change subject: Enable long cr50 ready pulses for Tigerlake systems
......................................................................

Patch Set 7:
> Patch Set 7:
>
> (2 comments)
>
> I have moved the code out of the vboot directory.
>
> I still think it is a superior solution to communicate with cr50 about the new register only once during boot, rather than dropping the CBMEM and reading the version/register again in early ramstage.

But that is at the complexity of making changes across different components which will probably be used only on this one board?