[coreboot-gerrit] Change in coreboot[master]: mb/google/cyan/Kconfig: Reorder selects alphabetically

[Felix Singer (Code Review)]

Felix Singer has submitted this change. ( https://review.coreboot.org/c/coreboot/+/60361 )

Change subject: mb/google/cyan/Kconfig: Reorder selects alphabetically
......................................................................

mb/google/cyan/Kconfig: Reorder selects alphabetically

Change-Id: I445dbe5d1f744c6512d618efdc927509d5ba291f
Signed-off-by: Felix Singer 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/60361
Tested-by: build bot (Jenkins) 
Reviewed-by: Kyösti Mälkki 
---
M src/mainboard/google/cyan/Kconfig
1 file changed, 4 insertions(+), 4 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Kyösti Mälkki: Looks good to me, approved

diff --git a/src/mainboard/google/cyan/Kconfig b/src/mainboard/google/cyan/Kconfig
index 9640489..4de5a61 100644
--- a/src/mainboard/google/cyan/Kconfig
+++ b/src/mainboard/google/cyan/Kconfig
@@ -2,22 +2,22 @@
    def_bool n
    select BOARD_ROMSIZE_KB_8192
    select EC_GOOGLE_CHROMEEC
+	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
    select EC_GOOGLE_CHROMEEC_BOARDID
    select EC_GOOGLE_CHROMEEC_LPC
    select EC_GOOGLE_CHROMEEC_MEC
-	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
+	select HAVE_ACPI_RESUME
    select HAVE_ACPI_TABLES
    select HAVE_OPTION_TABLE
+	select HAVE_SPD_IN_CBFS
    select INTEL_GMA_HAVE_VBT
    select MAINBOARD_HAS_CHROMEOS
    select MAINBOARD_HAS_LPC_TPM
    select MAINBOARD_HAS_TPM1
-	select SOC_INTEL_BRASWELL
-	select HAVE_ACPI_RESUME
    select PCIEXP_L1_SUB_STATE if !BOARD_GOOGLE_CYAN
+	select SOC_INTEL_BRASWELL
    select SYSTEM_TYPE_LAPTOP
    select USE_GOOGLE_FSP
-	select HAVE_SPD_IN_CBFS

if BOARD_GOOGLE_BASEBOARD_CYAN