[coreboot-gerrit] [M] Change in coreboot[master]: mb/intel/mtlrvp: Add romstage and configure DDR5 memory parts

[Subrata Banik (Code Review)]

Attention is currently required from: Ashish Kumar Mishra, Wonkyu Kim, Ravishankar Sarawadi, Rizwan Qureshi, Angel Pons, Tarun Tuli, Jamie Ryu, Tim Wawrzynczak, Harsha B R, Kapil Porwal, Nick Vaccaro, Ronak Kanabar, Raj Astekar, Elyes Haouas.

Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/66190 )

Change subject: mb/intel/mtlrvp: Add romstage and configure DDR5 memory parts
......................................................................

Patch Set 23:

(2 comments)

Patchset:

PS23:
> Got your point. Thanks!

@Eric, i missed the original question. Can you please let me know the question again.

File src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/memory/memory.c:

https://review.coreboot.org/c/coreboot/+/66190/comment/3054d9c2_1739502c 
PS20, Line 16: 	.targets = {50, 30, 30, 30, 25},
FSP-M is using some fixed value for DDR5 type?