[coreboot-gerrit] [XS] Change in coreboot[main]: mb/google/brya/var/trulo: Add Lp5 DRAM (MT62F512M32D2DR-031)

[Subrata Banik (Code Review)]

Subrata Banik has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/83539?usp=email )

Change subject: mb/google/brya/var/trulo: Add Lp5 DRAM (MT62F512M32D2DR-031)
......................................................................

mb/google/brya/var/trulo: Add Lp5 DRAM (MT62F512M32D2DR-031)

This patch adds LPDDR5 DRAM (part: MT62F512M32D2DR-031) for Trulo.

Make use of spd_tools to generate SPD file after following the below
steps:

1. make -C util/spd_tools
2. ./util/spd_tools/bin/part_id_gen ADL lp5
   src/mainboard/google/brya/variants/trulo/memory
   src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt

Output files are:
1. dram_id.generated.txt
2. Makefile.mk

BUG=b:351976770
TEST=Able to build google/trulo.

Change-Id: Id35f6b57b716375abb66db187413f0f82361d962
Signed-off-by: Subrata Banik 
---
M src/mainboard/google/brya/variants/trulo/memory/Makefile.mk
M src/mainboard/google/brya/variants/trulo/memory/dram_id.generated.txt
M src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
3 files changed, 6 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/39/83539/1

diff --git a/src/mainboard/google/brya/variants/trulo/memory/Makefile.mk b/src/mainboard/google/brya/variants/trulo/memory/Makefile.mk
index 850a62c..5cb4476 100644
--- a/src/mainboard/google/brya/variants/trulo/memory/Makefile.mk
+++ b/src/mainboard/google/brya/variants/trulo/memory/Makefile.mk
@@ -1,6 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0-or-later
 # This is an auto-generated file. Do not edit!!
 # Generated by:
-# /tmp/go-build204585115/b001/exe/part_id_gen ADL lp5 src/mainboard/google/brya/variants/trulo/memory src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
+# ./util/spd_tools/bin/part_id_gen ADL lp5 src/mainboard/google/brya/variants/trulo/memory src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt

-SPD_SOURCES = placeholder
+SPD_SOURCES =
+SPD_SOURCES += spd/lp5/set-0/spd-1.hex      # ID = 0(0b0000)  Parts = MT62F512M32D2DR-031 WT:B
diff --git a/src/mainboard/google/brya/variants/trulo/memory/dram_id.generated.txt b/src/mainboard/google/brya/variants/trulo/memory/dram_id.generated.txt
index 8ce2480..8790f22 100644
--- a/src/mainboard/google/brya/variants/trulo/memory/dram_id.generated.txt
+++ b/src/mainboard/google/brya/variants/trulo/memory/dram_id.generated.txt
@@ -1,6 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0-or-later
 # This is an auto-generated file. Do not edit!!
 # Generated by:
-# /tmp/go-build204585115/b001/exe/part_id_gen ADL lp5 src/mainboard/google/brya/variants/trulo/memory src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
+# ./util/spd_tools/bin/part_id_gen ADL lp5 src/mainboard/google/brya/variants/trulo/memory src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt

DRAM Part Name                 ID to assign
+MT62F512M32D2DR-031 WT:B       0 (0000)
diff --git a/src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt b/src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
index 2499005..fc41c85 100644
--- a/src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
+++ b/src/mainboard/google/brya/variants/trulo/memory/mem_parts_used.txt
@@ -9,3 +9,4 @@
 # See util/spd_tools/README.md for more details and instructions.

# Part Name
+MT62F512M32D2DR-031 WT:B