Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46761 )
Change subject: soc/intel/broadwell/pch/acpi: Add PCIe register offsets
......................................................................
Patch Set 10: Code-Review+2
(1 comment)
https://review.coreboot.org/c/coreboot/+/46761/10//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/46761/10//COMMIT_MSG@10
PS10, Line 10: Broadwell. Thus, add the definitions to align with common ACPI code.
not documented, but I presume so as well
--
To view, visit
https://review.coreboot.org/c/coreboot/+/46761
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib0ad9da80920fe7c70986e541c50f6adccb49d0c
Gerrit-Change-Number: 46761
Gerrit-PatchSet: 10
Gerrit-Owner: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Alexander Couzens
lynxis@fe80.eu
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Wed, 04 Nov 2020 22:35:31 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment