Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/41009 )
Change subject: soc/intel/broadwell/adsp: Fix 8-bit write on PCI_INTERRUPT_LINE register
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/41009/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/41009/1//COMMIT_MSG@8
PS1, Line 8:
Maybe add:
The PCI_INTERRUPT_LINE register is one byte wide.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/41009
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I64e785309b0bf7f4d74436ea12a2444092deae22
Gerrit-Change-Number: 41009
Gerrit-PatchSet: 1
Gerrit-Owner: HAOUAS Elyes
ehaouas@noos.fr
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Sun, 21 Jun 2020 07:15:41 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment