Attention is currently required from: Furquan Shaikh, Maulik V Vaghela, Tim Wawrzynczak, Subrata Banik, Karthik Ramasubramanian. Hello build bot (Jenkins), Furquan Shaikh, Tim Wawrzynczak, Subrata Banik, Patrick Rudolph, Karthik Ramasubramanian,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/56695
to look at the new patch set (#3).
Change subject: soc/intel/common/block/cpu: Add core recovery feature support ......................................................................
soc/intel/common/block/cpu: Add core recovery feature support
Core recovery is a new mechanism that allows the CPU core configuration. The new mechanism doesn't guarantee the bootstrap processor (BSP) LAPIC ID always starts from 0.
Currently coreboot assumes that BSP always has LAPIC ID 0. Hence, the non-presence CPU core with LAPIC ID 0 will be added into the CPU topology along with the other valid CPU cores during coreboot initialization. Finally, at Linux kernel, the non-presence core will fail at initialization and be set as an offline CPU.
BUG=None BRANCH=None TEST=check the number of cores in `lscpu` is matching as per the maximum core available in SoC.
Change-Id: Ied00d2c3d960c8714c0d18a6b65dfd371915b2ff Signed-off-by: MAULIK V VAGHELA maulik.v.vaghela@intel.com --- M src/soc/intel/common/block/cpu/Kconfig M src/soc/intel/common/block/cpu/mp_init.c 2 files changed, 33 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/95/56695/3